SSSE3

From MediaCoderWiki

Supplemental Streaming SIMD Extension 3 (SSSE3) is Intel's name for the SSE instruction set's fourth iteration. The previous version was SSE3, and Intel have added an S rather than increment the version number, as they appear to consider it merely a revision of SSE3. Before Intel used the official name, it was often mistakenly referred to as SSE4 (which has caused some confusion in the community). It has also been referred to by the code names Tejas New Instructions (TNI) or Merom New Instructions (MNI) for the first processor designs intended to support it. Introduced in Intel's Core Microarchitecture, SSSE3 is available in the Xeon 5100 series (Server and Workstation) processors and the Intel Core 2 (Notebook and Desktop) processors.

SSSE3 contains 16 new discrete instructions over SSE3. Each can act on 64-bit MMX or 128-bit XMM registers. Therefore, Intel's materials refer to 32 new instructions. The earlier SIMD instruction sets on the x86 platform, from oldest to newest, are MMX, 3DNow! (developed by AMD), SSE, 3DNow! Professional, SSE2, and SSE3.

CPUs with SSSE3

• Intel:
  • Xeon 5100 Series
  • Xeon 5300 Series
  • Xeon 3000 Series
  • Core 2 Duo
  • Core 2 Extreme
  • Core 2 Quad
  • Core i7
  • Pentium Dual Core
  • Celeron 4xx Sequence Conroe-L
  • Celeron Dual Core E1200
  • Celeron M 500 series
  • Atom
• VIA:
  • Nano